IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Request Permissions

RIGHTS LINK()





Welcome United States Patent and Trademark Office



FAQ Terms IEEE Peer Review Help

Quick Links

> 485

Welconte to IEEE X	alores

O- Home	

- What Can I Access?

()- Log-out

Tables of Contents

Journals & Magazines

)- Conference **Proceedings**

O-Standards

Search

O- By Author

O- Basic

C Advanced

Member Services

🕽 Join IEEE

Establish IEEE Web Account

O- Access the IEEE Member Digital Library

Dynamic hammock predication for non-predicated instruction set architectures

Klauser, A. Austin, T. Grunwald, D. Calder, B.

Dept. of Comput. Sci., Colorado Univ., Boulder, CO, USA;

Search Results [PDF.FULL-TEXT 84 K8] PREV NEXT DOWNLOAD CITATION

This paper appears in: Parallel Architectures and Compilation Technique Proceedings. 1998 International Conference on

Meeting Date: 10/12/1998 - 10/18/1998

Publication Date: 12-18 Oct. 1998

Location: Paris France On page(s): 278 - 285 Reference Cited: 24

Number of Pages: xiii+435

Inspec Accession Number: 6084632

Abstract:

Conventional speculative architectures use branch prediction to evaluate the execution path during program execution. However certain branches are diff predict. One solution to this problem is to evaluate both paths following such conditional branch. Predicated execution can be used to implement this form path execution. Predicated architectures fetch and issue instructions that ha associated predicates. These predicates indicate if the instruction should co result. Predicating a branch reduces the number of branches executed, eli the chance of branch misprediction at the cost of executing additional instruc this paper, we propose a restricted form of multi-path execution called Dynan Predication for architectures with little or no support for predicated instruct their instruction set. Dynamic predication dynamically predicates instructio sequences in the form of a branch hammock concurrently executing both pat branch. A branch hammock is a short forward branch that spans a few inst the form of an if-then or if-then-else construct we mark these and other consexecutable. When the decode stage detects such a sequence, it passes a preinstruction sequence to a dynamically scheduled execution core. Our results s dynamic predication can accrue speedups of up to 13%

Index Terms:

parallel architectures processor scheduling Dynamic Predication branch hammock prediction conditional branch if-then if-then-else multi-path execution speculative